DISPLAY

Patent number: JP2001102166

Publication date: 2001-04-13

Inventor: NISHIKAWA RYUJI; YAMADA TSUTOMU

Applicant: SANYO ELECTRIC CO LTD

Classification:

- international: H05B33/04; G09F9/00; H05B33/14

- european:

Application number: JP19990277088 19990929

Priority number(s):

Also published as:

US6590337 (B1)

Abstract of **JP2001102166**

PROBLEM TO BE SOLVED: To prevent peeling between the substrates, in the display formed by bonding the opposed substrates with seal 11. SOLUTION: Display area is flattened by covering a switching element 2 with flat insulating membrane 21, a pixel electrode 4 being arranged thereon. On the pixel electrode 4, a photogenic layer 5 and an opposed electrode 5 are arranged. Flat insulating membrane 21 is extended to the low part of the seal in the outer part of the display. The flat insulating membrane 21 has a buffering layer to absorb the stress generated on hardening and prevent peeling of the substrate 1 and a protective wicker basket 10.



Data supplied from the ***esp@cenet*** database - Worldwide